<--- Back to Details
First PageDocument Content
Digital electronics / Integrated circuits / Integrated circuit design / Application-specific integrated circuit / Physical design / Signal integrity / Timing closure / Synopsys / CPU design / Electronic engineering / Electronic design automation / Electronic design
Date: 2015-02-24 17:15:57
Digital electronics
Integrated circuits
Integrated circuit design
Application-specific integrated circuit
Physical design
Signal integrity
Timing closure
Synopsys
CPU design
Electronic engineering
Electronic design automation
Electronic design

UNITED STATES SECURITIES AND EXCHANGE COMMISSION Washington, D.C[removed]FORM 10-K 

Add to Reading List

Source URL: www.synopsys.com

Download Document from Source Website

File Size: 306,36 KB

Share Document on Facebook

Similar Documents

Electronic engineering / Electronic design automation / Electronics / Electronic design / Integrated circuits / Automatic test pattern generation / Fault coverage / SystemVerilog / Timing closure / Design for testing

Datasheet SpyGlass DFT ADV RTL Testability Analysis and Improvement Overview

DocID: 1qIXV - View Document

Reconfigurable computing / Hardware description languages / Field-programmable gate array / Xilinx / Logic synthesis / VHDL / Application-specific integrated circuit / Timing closure / Electronic engineering / Electronics / Digital electronics

Vivado Design Suite Tool Flow FPGA 1 FPGA-VDF-ILT (v1.0) Course Specification

DocID: 1fTEk - View Document

Xilinx ISE / Formal methods / Field-programmable gate array / Hardware description languages / Xilinx / Timing closure / Static timing analysis / Application-specific integrated circuit / Design closure / Electronic engineering / Electronic design automation / Electronics

Vivado Design Suite Advanced XDC and Static Timing Analysis for ISE Software Users FPGA 2 VIVA11000-ILT (v1.0)

DocID: 1fE9q - View Document

Computer memory / Central processing unit / Branch predictor / Hazard / CPU cache / Dynamic random-access memory / Dynamic voltage scaling / Microarchitecture / Design closure / Computer hardware / Electronic engineering / Computer architecture

Identifying and Predicting Timing-Critical Instructions to Boost Timing Speculation Jing Xin and Russ Joseph Department of EECS Northwestern University

DocID: 19Cr7 - View Document

Signal integrity / Design closure / Static timing analysis / Timing closure / Delay calculation / Application-specific integrated circuit / Design flow / Clock distribution network / Parasitic extraction / Electronic engineering / Electronic design automation / Signoff

Datasheet PrimeTime Golden Timing Signoff Solution and Environment Overview

DocID: 15s6r - View Document