Cèze - PDFSEARCH.IO - Document Search Engine

Cèze
Results: 99

#	Item
61	Deterministic Shared Memory Multiprocessing Luis Ceze, University of Washington joint work with Owen Anderson, Tom Bergan, Joe Devietti, Brandon Lucia, Karin Strauss, Dan Grossman, Mark Oskin. Add to Reading List Source URL: www.nii.ac.jp Language: English - Date: 2010-01-12 02:04:58 Concurrent computing Thread Heisenbug Parallel computing Determinism Debugging Computing Software testing Software engineering
62	Bulk Disambiguation of Speculative Threads in Multiprocessors Luis Ceze, University of Washington sa pa Add to Reading List Source URL: www.nii.ac.jp Language: English - Date: 2010-01-12 02:04:57 Concurrent computing Parallel computing Linearizability Consistency model Thread Concurrency Scalability Microarchitecture Weak consistency Computing Transaction processing Computer architecture
63	BulkSC: Bulk Enforcement of Sequential Consistency Luis Ceze, University of Washington sa pa Add to Reading List Source URL: www.nii.ac.jp Language: English - Date: 2010-01-12 03:56:06 Sequential consistency Concurrency control Transaction processing Linearizability
64	Detecting and Avoiding Atomicity Violations Luis Ceze, University of Washington sa pa Add to Reading List Source URL: www.nii.ac.jp Language: English - Date: 2010-01-12 02:04:58 Data Information Computing Linearizability Atomicity Lock Isolation Transaction processing Concurrency control Data management
65	© Lonely Planet 269 Languedoc-Roussillon Highlights Taking in all 360-degree of views from Mont Aigoual (p279) Add to Reading List Source URL: media.lonelyplanet.com Language: English - Date: 2013-11-22 08:34:04 Languedoc Tarn Aude Vis Lozère Massif Central Cévennes National Park Cèze Gard Geography of France Departments of France Languedoc-Roussillon
66 $Are we ready for high-MLP? Luis Ceze, James Tuck, Josep Torrellas PHJVTH NYV\W Luis Ceze$	Are we ready for high-MLP? Luis Ceze, James Tuck, Josep Torrellas PHJVTH NYV\W Luis Ceze Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2010-12-24 12:53:33 Runahead Cache
67	Bulk Disambiguation of Speculative Threads in Multiprocessors Luis Ceze, James Tuck, C!lin Ca"caval! and Josep Torrellas University of Illinois at Urbana-Champaign !IBM Research Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2006-07-06 01:16:16 Computer architecture Central processing unit Computer engineering Threads Concurrency control Parallel computing Computing Concurrent computing Speculative
68	Scalable   Cache Miss Handling   For High MLP James Tuck, Luis Ceze, and Josep Torrellas University of Illinois at Urbana-Champaign http://iacoma.cs.uiuc.edu Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2011-01-01 23:58:17 Computer engineering Computer memory Microprocessors CPU cache Cache Memory-level parallelism Runahead Intel Core Microarchitecture Computer architecture Computer hardware Central processing unit
69	POSH: A TLS Compiler that Exploits Program Structure ∗ Wei Liu James Tuck Luis Ceze Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2006-02-05 23:40:10 Parallel computing Central processing unit Software optimization Profiling Superscalar CPU cache Automatic parallelization Compiler optimization Task parallelism Computing Computer hardware Computer architecture
70	Bulk Disambiguation of Speculative Threads in Multiprocessors∗ Luis Ceze, James Tuck, C˘alin Cas¸caval† and Josep Torrellas University of Illinois at Urbana-Champaign {luisceze, jtuck, torrellas}@cs.uiuc.edu http:/ Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2006-04-04 17:00:54 Computing Microprocessors Threads Parallel computing CPU cache Computer memory Multithreading Microarchitecture Threading Computer hardware Computer architecture Central processing unit