Back to Results
First PageMeta Content
Oscillators / Electronic design / Radio electronics / Digital electronics / Electronic circuits / Jitter / Phase-locked loop / Delay-locked loop / Phase detector / Electronic engineering / Electronics / Electromagnetism


1804 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 12, DECEMBER 2002 A Low-Power Multiplying DLL for Low-Jitter Multigigahertz Clock Generation in Highly
Add to Reading List

Document Date: 2005-12-01 13:38:05


Open Document

File Size: 1,25 MB

Share Result on Facebook

City

Tehran / Tucson / Dallas / Penang / Milpitas / Pasadena / Palo Alto / Fishkill / Cambridge / Folsom / Chandler / /

Company

Velio Communications Inc. / Motorola Inc. / Avici Systems / Agilent / Texas Instruments / Bell Telephone Laboratories / IBM / SUN Microsystems Laboratories / LSI Logic / National Semiconductor / DSP group / Intel Corporation / Computer Systems Laboratory / HP Labs / Cray Research / /

Country

United Kingdom / Iran / Malaysia / United States / /

Currency

USD / /

Facility

Stanford University / Whitman College / University of North Carolina / Indian Institute of Technology / University of Arizona / California Institute of Technology / Virginia Polytechnic Institute / University of California / Carnegie Mellon University / Arizona State University / State University of New York / Sharif University of Technology / Chapel Hill / Massachusetts Institute of Technology / /

IndustryTerm

cellular communications / communication chip manufacturer / mainframe computer / gigabit signaling systems / conventional systems / low-power high-speed signaling technology / communication systems / lower-frequency applications / imaging / speed signaling technology / microprocessor / digital communications components / digital processing components / x86 processor / stream processing / Internet routers / experimental high-performance graphics systems / carrier frequency / source device / synchronization technology / on-chip / much lower-frequency applications / /

MusicAlbum

AND / /

NaturalFeature

Chapel Hill / /

Organization

Massachusetts Institute of Technology / Polytechnic Institute / ASIC / State University of New York at Buffalo / Sigma Xi / US Federal Reserve / Carnegie Mellon University / Pittsburgh / Sharif University of Technology / Tehran / Indian Institute of Technology / New Delhi / California Institute of Technology / University of North Carolina / Cambridge Univ. / University of California / Berkeley / Whitman College / Arizona State University / Department of Computer Science / Stanford University / University of Arizona / /

Person

Ramesh Senthinathan / D. Hartman / V / J. Edward Lee / Tiaq Ng / Rohit Rathi / William Dally / Ramin Farjad-Rad / John Poulton / /

Position

Professor of Electrical Engineering and Computer Science / mixed-signal circuit design engineer / author / Distinguished Engineer / Director of engineering / Principal Engineer / design manager for the microprocessor group / Staff Design Engineer / Professor of Electrical Engineering / Chief Engineer / Researcher / Research Professor / Research Assistant / design engineer / Staff Design Engineer / mainframe computer group / member / co-founder / /

Product

Imagine processor / Imagine / /

ProgrammingLanguage

RC / /

ProvinceOrState

New York / California / Arizona / Texas / Pennsylvania / North Carolina / Massachusetts / /

SportsLeague

Stanford University / /

Technology

Internet routers / low-power high-speed signaling technology / x86 processor / integrated circuits / flow control / CAD / high-speed signaling technology / DSL / synchronization technology / ASIC / 0.18- m CMOS technology / Imagine processor / gigabit / Simulation / Digital Object Identifier / DSP / gigabit ethernet / /

SocialTag