Delay-locked loop - PDFSEARCH.IO - Document Search Engine

Delay-locked loop
Results: 16

#	Item
1	614 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 4, APRIL 2003 Jitter Transfer Characteristics of Delay-Locked Loops—Theories and Design Techniques Add to Reading List Source URL: cva.stanford.edu Language: English - Date: 2005-12-01 13:38:05 Oscillators Jitter Phase-locked loop Phase noise Delay-locked loop Clock recovery Injection locking Phase detector Frequency synthesizer Electronic engineering Electronics Electromagnetism
2	NETWORKS Principles of Robust Timing over the Internet The key to synchronizing clocks over networks is taming delay variability. Julien Ridoux and Darryl Veitch, University of Melbourne Add to Reading List Source URL: www.cubinlab.ee.unimelb.edu.au Language: English - Date: 2010-04-18 18:38:25 Measurement Clocks Horology Network Time Protocol Clock synchronization Ntpd Jitter Clock Phase-locked loop Technology Electronics Synchronization
3	1804 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 12, DECEMBER 2002 A Low-Power Multiplying DLL for Low-Jitter Multigigahertz Clock Generation in Highly Add to Reading List Source URL: cva.stanford.edu Language: English - Date: 2005-12-01 13:38:05 Oscillators Electronic design Radio electronics Digital electronics Electronic circuits Jitter Phase-locked loop Delay-locked loop Phase detector Electronic engineering Electronics Electromagnetism
4	[removed]On-Board Data Processing Part Time-Comparison-Equipment Processing Unit (TCE-PRO) KIUCHI Hitoshi, IMAE Michito, TAKAHASHI Yasuhiro, GOTOH Tadahiro, NAKAGAWA Fumimaru, FUJIEDA Miho, and HOSOKAWA Mizuhiko In satelli Add to Reading List Source URL: www.nict.go.jp Language: English - Date: 2013-11-20 21:55:30 Electronic design Radio electronics Oscillators Digital electronics Signal processing Phase-locked loop Delay-locked loop Baseband Modulation Electronic engineering Electronics Telecommunications engineering
5	Systems Involving Group Delay Add to Reading List Source URL: www.vmsk.org Language: English - Date: 2006-03-05 14:40:36 Digital signal processing Electronic circuits Signal processing Oscillators Filter theory Phase-locked loop Phase detector Filter Bandwidth Electronic engineering Electronics Electromagnetism
6	AN1021 SigmaQuadTM and SigmaDDRTM Power-Up Introduction The SigmaQuadTM and SigmaDDRTM family of SRAMs, including Type-II, Type-II+, and Type IIIe, include a DLL (Delay Locked Loop) for output timing control. The DLL sy Add to Reading List Source URL: www.gsitechnology.com Language: English - Date: 2013-12-10 07:45:29 Digital electronics Integrated circuits Sigmaquad Delay-locked loop Electronic engineering Electronics Computer memory
7	Preliminary AN1013 SigmaQuad Separate I/O Design Guide Introduction Add to Reading List Source URL: www.gsitechnology.com Language: English - Date: 2013-12-10 07:45:29 Computer hardware Sigmaquad Flip-flop Clock signal Delay-locked loop Quad Data Rate SRAM Synchronous dynamic random-access memory Computer memory Electronic engineering Electronics
8	AN1012 SigmaQuad Type I vs. Type II Timing Comparison Introduction SigmaQuad-II SRAMs implement a DLL (Delay Locked Loop). The DLL provides a larger data valid window by synchronizing the output data to the input clocks Add to Reading List Source URL: www.gsitechnology.com Language: English - Date: 2013-12-10 07:45:29 Oscillators Delay-locked loop Computer memory Sigmaquad Electronic engineering Electronics Electronic design
9	Preliminary AN1010 SigmaQuad Common I/O Design Guide Introduction Add to Reading List Source URL: www.gsitechnology.com Language: English - Date: 2013-12-10 07:45:29 Sigmaquad Computer hardware NOP Delay-locked loop Clock signal Quad Data Rate SRAM Synchronous dynamic random-access memory Computer memory Electronic engineering Electronics
10	Spartan-6 FPGA Clocking Resources User Guide Add to Reading List Source URL: www.xilinx.com Language: English - Date: 2013-10-19 02:48:48 Electronic design Oscillators Integrated circuits Hardware description languages Field-programmable gate array Delay-locked loop Joint Test Action Group Digital clock manager Xilinx Electronic engineering Electronics Digital electronics