High-Logic - PDFSEARCH.IO - Document Search Engine

High-Logic
Results: 359

#	Item
71	PDF Document Add to Reading List Source URL: www.cl.cam.ac.uk Language: English - Date: 2011-04-14 06:00:26 Electronic design Hardware verification languages SystemC Verilog Register-transfer level High-level synthesis Logic synthesis VHDL Integrated circuit design Electronic engineering Electronic design automation Hardware description languages
72	DAC0800/DAC0801/DAC0802 8-Bit Digital-to-Analog Converters General Description The DAC0800 series are monolithic 8-bit high-speed current-output digital-to-analog converters (DAC) featuring typical settling times of 100 Add to Reading List Source URL: docweb.khk.be Language: English - Date: 2003-12-03 03:56:03 Electromagnetism Digital signal processing Digital electronics Integrated circuits Logic families Analog-to-digital converter Digital-to-analog converter Operational amplifier Comparator Electronic engineering Electronics Electronic circuits
73	Enhanced Reliability Design Automation Methodology considering the Generation of Parallel CRC Modules based on arbitrary CRC Polynomials and unlimited Data-Word Widths Timo Brenningmeyer University of Applied Sciences Os Add to Reading List Source URL: www.ecs.hs-osnabrueck.de Language: English - Date: 2012-04-13 13:29:50 Hardware description language Cyclic redundancy check Verilog Logic synthesis High-level synthesis CRC Register-transfer level Checksum Cksum Electronic engineering Electronic design automation Digital electronics
74	Success Story Synopsys and Ricoh Ricoh Optimizes New Multi-Function Printer SoC Architecture with Synopsys Platform Architect MCO Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2015-05-06 20:16:14 Hardware verification languages Hillsboro Oregon Synopsys High-level synthesis SystemC System on a chip Logic synthesis Ricoh Electronic engineering Electronic design automation Electronic design
75	Datasheet CustomSim High-performance, high-capacity FastSPICE simulation Overview Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2015-02-18 14:15:51 Electronic circuit simulation SPICE Synopsys Power network design Logic simulation Verilog Static timing analysis Reliability engineering Silvaco Electronic engineering Digital electronics Electronic design automation
76 $Bessel function / Combinatory logic / Partial fraction / Mathematical analysis / Mathematics / Polynomial$	ALGEBRA I (COMMON CORE) The University of the State of New York REGENTS HIGH SCHOOL EXAMINATION ALGEBRA I (Common Core) Monday, January 26, :15 to 4:15p.m., only Add to Reading List Source URL: www.jmap.org Language: English - Date: 2015-01-31 15:41:37 Bessel function Combinatory logic Partial fraction Mathematical analysis Mathematics Polynomial
77	LusSy: an open Tool for the Analysis of Systems-on-aChip at the Transaction Level Matthieu Moy∗ , Florence Maraninchi* , Laurent Maillet-Contoz† Abstract. We describe a toolbox for the analysis of Systems-on-a-chip w Add to Reading List Source URL: www-verimag.imag.fr Language: English - Date: 2007-12-17 11:12:12 Electronic design automation SystemC Logic design Transaction-level modeling High-level synthesis VHDL Advanced Learning and Research Institute Verilog Catapult C Electronic engineering Hardware description languages Digital electronics
78	Relieving the Computational Bottleneck: Joint Inference for Event Extraction with High-Dimensional Features Deepak Venugopal and Chen Chen and Vibhav Gogate and Vincent Ng Department of Computer Science and Human Languag Add to Reading List Source URL: www.hlt.utdallas.edu Language: English - Date: 2014-08-27 12:24:20 Knowledge Computational linguistics Speech recognition Reasoning Arguments N-gram Support vector machine Inference Markov logic network Logic Science Logical consequence
79	A High-Level Implementation of Non-Deterministic, Unrestricted, Independent And-Parallelism? Amadeo Casas1 Manuel Carro2 Manuel V. Hermenegildo1,2 Add to Reading List Source URL: www.clip.dia.fi.upm.es Language: English - Date: 2008-09-15 22:48:05 Programming paradigms Prolog Compiler optimizations Logic programming Parallel computing Warren Abstract Machine Stack Call stack Automatic parallelization Software engineering Computing Computer programming
80	Lattice ispEXPERT TM Design Solutions for the Universe of ISP PLDs TM Add to Reading List Source URL: www.kolter.de Language: English - Date: 2000-11-12 14:42:23 Electronic design Aldec Synopsys Synplicity VHDL Logic synthesis Verilog Field-programmable gate array High-level synthesis Electronic engineering Electronic design automation Hardware description languages

UPDATE