1![Moguls: a Model to Explore the Memory Hierarchy for Bandwidth Improvements Guangyu Sun†, Christopher Hughes§, Changkyu Kim§, Jishen Zhao†, Cong Xu†, Yuan Xie†, Yen-Kuang Chen§ † Moguls: a Model to Explore the Memory Hierarchy for Bandwidth Improvements Guangyu Sun†, Christopher Hughes§, Changkyu Kim§, Jishen Zhao†, Cong Xu†, Yuan Xie†, Yen-Kuang Chen§ †](https://www.pdfsearch.io/img/5fcb54106769da8a3707ad0c47f8f647.jpg) | Add to Reading ListSource URL: pcl.intel-research.netLanguage: English - Date: 2014-12-03 02:39:22
|
---|
2![1 Remote Memory Access Programming in MPI-3 Torsten Hoefler, ETH Zurich James Dinan, Intel Corporation Rajeev Thakur, Argonne National Laboratory Brian Barrett, Sandia National Laboratories 1 Remote Memory Access Programming in MPI-3 Torsten Hoefler, ETH Zurich James Dinan, Intel Corporation Rajeev Thakur, Argonne National Laboratory Brian Barrett, Sandia National Laboratories](https://www.pdfsearch.io/img/46eb57b9e0ff754e09ccddff470172a5.jpg) | Add to Reading ListSource URL: htor.inf.ethz.chLanguage: English - Date: 2014-12-04 09:45:54
|
---|
3![A Component Model of Spatial Locality Xiaoming Gu Intel China Research Center Beijing, China Joint work with Ian Christoper, A Component Model of Spatial Locality Xiaoming Gu Intel China Research Center Beijing, China Joint work with Ian Christoper,](https://www.pdfsearch.io/img/e42e99051410f34d36ae18f98484dd27.jpg) | Add to Reading ListSource URL: sysrun.haifa.il.ibm.comLanguage: English - Date: 2009-08-27 04:46:16
|
---|
4![GTEK, Inc. Model 7228 Table of Contents GTEK, Inc. Model 7228 Table of Contents](https://www.pdfsearch.io/img/50db02f348576bd9b79b7aa12efe456c.jpg) | Add to Reading ListSource URL: 017b236.netsolhost.comLanguage: English - Date: 2007-03-05 16:26:00
|
---|
5![1. Introduction The purpose of this paper is two fold. The first part gives an overview of cache, while the second part explains how the Pentium Processor implements cache. A simplified model of a cache system will be ex 1. Introduction The purpose of this paper is two fold. The first part gives an overview of cache, while the second part explains how the Pentium Processor implements cache. A simplified model of a cache system will be ex](https://www.pdfsearch.io/img/1d99fe1447045c3adc8e381ce7dd8e8f.jpg) | Add to Reading ListSource URL: download.intel.comLanguage: English - Date: 2006-12-19 16:48:38
|
---|
6![ThinkPad® X220Onsite (MayType-model Processor Memory 4291-48U 4291-47U ThinkPad® X220Onsite (MayType-model Processor Memory 4291-48U 4291-47U](https://www.pdfsearch.io/img/0577f97e9bf30aad71a0057ef8dfa0f5.jpg) | Add to Reading ListSource URL: www.lenovo.comLanguage: English - Date: 2011-12-01 17:50:10
|
---|
7![Adventures with LLVM in a magical land where pointers are not integers David Chisnall Approved for public release; distribution is unlimited. This research is sponsored by the Adventures with LLVM in a magical land where pointers are not integers David Chisnall Approved for public release; distribution is unlimited. This research is sponsored by the](https://www.pdfsearch.io/img/fb7d638b6eeff050ddf046304cb556b3.jpg) | Add to Reading ListSource URL: llvm.orgLanguage: English - Date: 2015-02-01 09:35:16
|
---|
8![Model checking transactional memory John O’Leary Intel Bratin Saha Intel Model checking transactional memory John O’Leary Intel Bratin Saha Intel](https://www.pdfsearch.io/img/683f1a92e435aa6e2db9d5339a94058f.jpg) | Add to Reading ListSource URL: www.markrtuttle.comLanguage: English - Date: 2011-09-30 00:00:00
|
---|
9![Model checking transactional memory with Spin John O’Leary Intel [removed] Bratin Saha Model checking transactional memory with Spin John O’Leary Intel [removed] Bratin Saha](https://www.pdfsearch.io/img/b14652c731a10a7bf98b548086f267ef.jpg) | Add to Reading ListSource URL: www.markrtuttle.comLanguage: English - Date: 2011-09-30 00:00:00
|
---|
10![Intel® X18-M/X25-M SATA Solid-State Drive 34 nm Product Line Model Codes: SSDSA2M080G2XX, SSDSA1M080G2XX, SSDSA2M120G2XX, SSDSA2M160G2XX, SSDSA1M160G2XX Intel® X18-M/X25-M SATA Solid-State Drive 34 nm Product Line Model Codes: SSDSA2M080G2XX, SSDSA1M080G2XX, SSDSA2M120G2XX, SSDSA2M160G2XX, SSDSA1M160G2XX](https://www.pdfsearch.io/img/8352b2092a72c51704e4d9eea3431397.jpg) | Add to Reading ListSource URL: download.intel.comLanguage: English - Date: 2011-09-20 21:00:17
|
---|