<--- Back to Details
First PageDocument Content
SGI Origin / Integrated circuit design / Logic simulation / Standard cell / Verilog / Physical design / High-level synthesis / Synopsys / R10000 / Electronic engineering / Digital electronics / Electronic design automation
Date: 1999-02-05 11:20:10
SGI Origin
Integrated circuit design
Logic simulation
Standard cell
Verilog
Physical design
High-level synthesis
Synopsys
R10000
Electronic engineering
Digital electronics
Electronic design automation

Origin System Design Methodology and Experience: 1M-gate ASICs and Beyond Ásgeir Th. Eiríksson, John Keen, Alex Silbey, Swami Venkataraman, Michael Woodacre Silicon Graphics Inc., Mountain View, CA Abstract.

Add to Reading List

Source URL: vintagecomputers.info

Download Document from Source Website

File Size: 69,85 KB

Share Document on Facebook

Similar Documents

Call For Papers The International Workshop on Advances in Sensors and Interfaces is a premier Sensor and Interface design workshop aimed at bridging the gap between electronic design and integrated circuit technologies,

Call For Papers The International Workshop on Advances in Sensors and Interfaces is a premier Sensor and Interface design workshop aimed at bridging the gap between electronic design and integrated circuit technologies,

DocID: 1xV2r - View Document

Call for Contributions  Special Issue on “Emerging Challenges and Solutions in SoC Verification” Verification has been one of the major bottlenecks in integrated circuit design process, which is exacerbated by the sh

Call for Contributions Special Issue on “Emerging Challenges and Solutions in SoC Verification” Verification has been one of the major bottlenecks in integrated circuit design process, which is exacerbated by the sh

DocID: 1thbw - View Document

NRL BAA Announcement #ANALOG AND MIXED SIGNAL INTEGRATED CIRCUIT DESIGN AND CHARACTERIZATION The Electromagnetics Technology Branch of the Naval Research Laboratory (NRL) is

NRL BAA Announcement #ANALOG AND MIXED SIGNAL INTEGRATED CIRCUIT DESIGN AND CHARACTERIZATION The Electromagnetics Technology Branch of the Naval Research Laboratory (NRL) is

DocID: 1rIzu - View Document

Programming for Future 3D Architectures with Manycore  Introduction The shift from Systems-on-Chip (SoC) to manycore architectures brings new hardware and software challenges ranging from seamless integration of processo

Programming for Future 3D Architectures with Manycore Introduction The shift from Systems-on-Chip (SoC) to manycore architectures brings new hardware and software challenges ranging from seamless integration of processo

DocID: 1roQk - View Document

1  Underdesigned and Opportunistic Computing in Presence of Hardware Variability Puneet Gupta1 , Member, IEEE, Yuvraj Agarwal2 , Member, IEEE, Lara Dolecek1 , Member, IEEE, Nikil Dutt6 , Fellow, IEEE, Rajesh K. Gupta2 ,

1 Underdesigned and Opportunistic Computing in Presence of Hardware Variability Puneet Gupta1 , Member, IEEE, Yuvraj Agarwal2 , Member, IEEE, Lara Dolecek1 , Member, IEEE, Nikil Dutt6 , Fellow, IEEE, Rajesh K. Gupta2 ,

DocID: 1roDZ - View Document