Back to Results
First PageMeta Content
Computer memory / Computer networking / Networking hardware / Cell / Throughput / Multi-core processor / Memory bandwidth / Content-addressable memory / Router / Computing / Computer hardware / Computer architecture


404 IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 19, NO. 3, MARCH 2001 Design Issues for High-Performance Active Routers Tilman Wolf and Jonathan S. Turner, Fellow, IEEE
Add to Reading List

Document Date: 2013-12-04 11:29:33

Open Document

File Size: 199,43 KB

Share Result on Facebook

City

Kobe / San Francisco / Austin / Evanston / Tel Aviv / Cambridge / /

Company

Applied Research Laboratory / Rambus Inc. / Motorola / IBM / MIPS Technologies Inc. / ARC Inc. / Cisco Systems / Growth Networks / MMC Networks Inc. / J. B. V. / Intel Corp. / PixelFusion Ltd. / Lexra Inc. / Performance Analysis Systems Software / IEEE JOURNAL / ARM Ltd. / Sitera Inc. / /

Country

Japan / Israel / Germany / United States / /

Currency

USD / /

/

Event

M&A / /

Facility

Northwestern University / PORT DESIGN The PP / Applied Research Laboratory / port PEs / Washington University / /

IndustryTerm

programmable routers / multistage interconnection network / chip technology / even memory intensive applications / programmable networks / scientific applications / data path packet processing using software / integrated circuit technology / technology advances / telecommunications benchmark / instruction-processing rate / network processors / media processing / conventional router / benchmark applications / on-chip processors / http /

NaturalFeature

IO channel / /

Organization

Defense Advanced Research Projects Agency / ACM / Washington University / St. Louis / ACM and SIAM / ASIC / Northwestern University / Universität Stuttgart / Department of Computer Science / /

Person

D. J. Wetherall / D. L. Tennenhouse / Active Routers Tilman Wolf / J. M. Smith / G. J. Minden / Jonathan S. Turner / W. D. Sincoskie / /

Position

queue controller / Professor / memory controller / processor and memory controller / Chief Scientist / central arbiter / Henry Edwin Sever Chair of Engineering / Director / system controller / Member / /

Product

Franklin / Fuzion 150 / /

ProvinceOrState

Missouri / California / Texas / Illinois / Manitoba / Massachusetts / /

Technology

APC processors / processing chip / RAM / port processor / Internet routers / 400-MHz PROCESSOR / network processor / dynamically deploying network protocols / flow classification algorithm / on-chip processors / SRAM / operating system / html / Quality of Service / active router / implements routing algorithms / 1200 network processor / encryption / QCTL chip / 16 processors / flow control / pattern processor / one control processor / active processor chips / processing chips / network processors / 24 MB on-chip / digital communications processor / IC technologies / fewer APC chips / APC chips / conventional router / mainstream technology / system-on-a-chip / ATM / integrated circuit technology / multiprocessor routers / Terabit capacity routers / ACTIVE PROCESSING CHIP / ASIC / power network processors / load balancing / 0.25- m technology / 0.25- m CMOS technology / http / ASIC technology / chip technology / gigabit / 1 mB ON-CHIP / parallel processing / /

URL

www.chips.ibm.com/products/powerpc/cores/405cr_wp.pdf / http /

SocialTag