Dynamic LDPC Codes for Nanoscale Memory with Varying Fault Arrival Rates Shalini Ghosh, Patrick D. Lincoln SRI International, Menlo Park, California Abstract—Modern state-of-the-art nanodevices exhibit remarkable elec

First Page		Document Content
Date: 2011-04-03 17:17:41		Dynamic LDPC Codes for Nanoscale Memory with Varying Fault Arrival Rates Shalini Ghosh, Patrick D. Lincoln SRI International, Menlo Park, California Abstract—Modern state-of-the-art nanodevices exhibit remarkable elec Add to Reading List Source URL: www.csl.sri.com Download Document from Source Website File Size: 103,74 KB Share Document on Facebook