Back to Results
First PageMeta Content



Dynamic LDPC Codes for Nanoscale Memory with Varying Fault Arrival Rates Shalini Ghosh, Patrick D. Lincoln SRI International, Menlo Park, California Abstract—Modern state-of-the-art nanodevices exhibit remarkable elec
Add to Reading List

Document Date: 2011-04-03 17:17:41


Open Document

File Size: 103,74 KB

Share Result on Facebook