A Delay Model for Router Micro-architectures Li-Shiuan Peh William J. Dally

First Page		Document Content
Date: 2005-12-01 13:38:05 Network On Chip Routing Wormhole switching OSI protocols Throughput Router Network switch Forwarding plane Load-balanced switch Network architecture Computing Flow control		A Delay Model for Router Micro-architectures Li-Shiuan Peh William J. Dally Add to Reading List Source URL: cva.stanford.edu Download Document from Source Website File Size: 189,83 KB Share Document on Facebook

	PS-1 Ultra Low-Power High-Speed Flexible Probabilistic Adder for Error-Tolerant Applications DocID: 1qaSe - View Document
	194 IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, VOL. 3, NO. 2, MARCH 1992 Virtual-Channel Flow Control William J. Dally, Member, IEEE DocID: 14m9l - View Document
	/afs/ir.stanford.edu/users/a/r/arjuns/work/research/TOR_NN/RESULTS/HILAT/VAL_13.eps DocID: 141se - View Document
	IEEE TRANSACTIONS ON COMPUTERS, VOL. 40, NO. 9, SEPTEMBERExpress Cubes: Improving the Performance of k-ary n-cube Interconnection Networks DocID: 140S3 - View Document
	A DELAY MODEL FOR ROUTER MICROARCHITECTURES GIVEN ROUTER PARAMETERS, THIS DELAY MODEL PRESCRIBES REALISTIC PIPELINES, ENABLING ROUTER ARCHITECTS TO OPTIMIZE NETWORK PERFORMANCE BEFORE BEGINNING ACTUAL DETAILED DESIGN. DocID: 13VsZ - View Document