<--- Back to Details
First PageDocument Content
Computer programming / OpenMP / Barrier / Thread / Scheduling / CPU cache / Computing / Concurrent computing / Parallel computing
Date: 2007-10-15 03:40:58
Computer programming
OpenMP
Barrier
Thread
Scheduling
CPU cache
Computing
Concurrent computing
Parallel computing

Point-to-Point Synchronisation on Shared Memory Architectures J. Mark Bull and Carwyn Ball EPCC, The King’s Buildings, The University of Edinburgh, Mayfield Road, Edinburgh EH9 3JZ, Scotland, U.K. email:

Add to Reading List

Source URL: www.compunity.org

Download Document from Source Website

File Size: 75,91 KB

Share Document on Facebook

Similar Documents