Mishchenko - PDFSEARCH.IO - Document Search Engine

Mishchenko
Results: 82

#	Item
11	Intercomparison of satellite retrieved aerosol optical depth over ocean G. Myhre, F. Stordal, M. Johnsrud, A. Ignatov, M.I. Mishchenko, I.V. Geogdzhayev, D. Tanré, J.L. Deuzé, P. Goloub, T. Nakajima, A. Higurashi, O. T Add to Reading List Source URL: aerocom.met.no Language: English - Date: 2007-01-11 08:12:06 Advanced Very High Resolution Radiometer National Oceanic and Atmospheric Administration Cirque du Soleil
12	AEROSOL RETRIVALS FROM AVHRR: UPDATED LONG-TERM CLIMATOLOGY OF AEROSOL PROPERTIES http://gacp.giss.nasa.gov/retrievals Add to Reading List Source URL: aerocom.met.no Language: English - Date: 2007-01-11 08:12:05 National Oceanic and Atmospheric Administration International Satellite Cloud Climatology Project Aerosol Goddard Institute for Space Studies NOAA-7 Mishchenko Atmospheric sciences Meteorology Advanced Very High Resolution Radiometer
13	Inherent and apparent scattering properties of coated or uncoated spheres embedded in an absorbing host medium Ping Yang, Bo-Cai Gao, Warren J. Wiscombe, Michael I. Mishchenko, Steven E. Platnick, Hung-Lung Huang, Bryan Add to Reading List Source URL: www.ssec.wisc.edu Language: English - Date: 2012-01-09 11:39:42 Particle physics Atomic physics Scattering Mie scattering Rayleigh scattering Cross section Physics Nuclear physics Visibility
14	Glory Project Science Team Glory Project Scientist Michael Mishchenko, GSFC Deputy Project Scientist Dr. Ellesworth Welton, GSFC Add to Reading List Source URL: glory.gsfc.nasa.gov - Date: 2010-04-21 11:19:07
15	A Boolean Paradigm in Multi-Valued Logic Synthesis Alan Mishchenko Department of ECE Portland State University [removed] Abstract Add to Reading List Source URL: www.bvsrc.org Language: English - Date: 2002-05-17 15:32:32 Algebraic logic Electronic engineering Electronic design automation Diagrams Electronic design Binary decision diagram Logic synthesis Boolean satisfiability problem Boolean function Boolean algebra Mathematics Mathematical logic
16	1 Scalable Min-Register Retiming Under Timing and Initializability Constraints Aaron P. Hurst, Alan Mishchenko, and Robert K. Brayton University of California, Berkeley Add to Reading List Source URL: www.bvsrc.org Language: English - Date: 2008-04-03 12:04:29 Formal methods Mathematics Network flow Retiming Electronic design automation Electronic design Maximum flow problem Design closure Clock skew Electronic engineering Operations research Electronics
17	Efficient FPGA Mapping using Priority Cuts Sungmin Cho Satrajit Chatterjee Alan Mishchenko Add to Reading List Source URL: www.bvsrc.org Language: English - Date: 2007-03-13 15:19:16 Electronic design automation Field-programmable gate array Formal methods Electronic design Logic synthesis Combinational logic Retiming Application-specific integrated circuit Lookup table Electronic engineering Electronics Digital electronics
18	Exploring Multi-Valued Minimization Using Binary Methods Alan Mishchenko Department of EECS UC Berkeley Berkeley, CA[removed]removed] Add to Reading List Source URL: www.bvsrc.org Language: English - Date: 2007-01-21 13:03:49 Algebraic logic Binary decision diagram Diagrams Model checking Prime number 700 500 Canonical form Binary function Mathematics Boolean algebra Mathematical logic
19	Generating Efficient Libraries for use in FPGA Resynthesis Algorithms Andrew Kennings Alan Mishchenko Add to Reading List Source URL: www.bvsrc.org Language: English - Date: 2010-03-10 22:06:40 Digital electronics Boolean algebra Arrays Computer performance Lookup table Field-programmable gate array Truth table Programmable logic device Function Mathematics Electronic engineering Computing
20	Scalable Logic Synthesis using a Simple Circuit Structure Alan Mishchenko Robert Brayton EECS Department, University of California, Berkeley, CA 94720 Add to Reading List Source URL: www.bvsrc.org Language: English - Date: 2006-05-01 19:34:13 Boolean network American International Group Science Economy of New York City Electronics Diagrams And-inverter graph Electronic design automation

UPDATE