Parallel array

Results: 341



#Item
1Proceedings on Privacy Enhancing Technologies 2015; ):188–205  Peeter Laud* Parallel Oblivious Array Access for Secure Multiparty Computation and Privacy-Preserving Minimum Spanning

Proceedings on Privacy Enhancing Technologies 2015; ):188–205 Peeter Laud* Parallel Oblivious Array Access for Secure Multiparty Computation and Privacy-Preserving Minimum Spanning

Add to Reading List

Source URL: www.petsymposium.org

Language: English - Date: 2015-06-23 15:05:18
    2Guiding Parallel Array Fusion with Indexed Types Ben Lippmeier† Manuel M. T. Chakravarty†  Gabriele Keller†

    Guiding Parallel Array Fusion with Indexed Types Ben Lippmeier† Manuel M. T. Chakravarty† Gabriele Keller†

    Add to Reading List

    Source URL: benl.ouroborus.net

    - Date: 2013-04-29 00:13:25
      3Supplementary Figure 1 Schematic of the control system for the serial microfluidic mass sensor array. (A) Schematic of optical and electronic path of parallel feedback loops for each mass sensor. (B) Photograph of the op

      Supplementary Figure 1 Schematic of the control system for the serial microfluidic mass sensor array. (A) Schematic of optical and electronic path of parallel feedback loops for each mass sensor. (B) Photograph of the op

      Add to Reading List

      Source URL: manalis-lab.mit.edu

      - Date: 2017-03-14 20:44:20
        4® Kalray MPPA Massively Parallel Processor Array Revisiting DSP Acceleration with the Kalray MPPA Manycore Processor Benoît Dupont de Dinechin, CTO

        ® Kalray MPPA Massively Parallel Processor Array Revisiting DSP Acceleration with the Kalray MPPA Manycore Processor Benoît Dupont de Dinechin, CTO

        Add to Reading List

        Source URL: www.hotchips.org

        Language: English - Date: 2015-08-21 02:18:26
        5Building a Successful Scalable Parallel Numerical Library: Lessons From the PETSc Library William D. Gropp  www.cs.uiuc.edu/homes/wgropp

        Building a Successful Scalable Parallel Numerical Library: Lessons From the PETSc Library William D. Gropp www.cs.uiuc.edu/homes/wgropp

        Add to Reading List

        Source URL: wgropp.cs.illinois.edu

        Language: English - Date: 2016-08-16 11:52:11
        6Introduction to MATLAB  Alisdair Tullo

        Introduction to MATLAB Alisdair Tullo

        Add to Reading List

        Source URL: www.inf.ed.ac.uk

        Language: English - Date: 2015-01-09 09:18:33
        7Design Issues in Parallel Array Languages for Shared Memory ! James Brodman1 , Basilio B. Fraguela2 , Mar´ıa J. Garzar´an1 , and David Padua1 1  University of Illinois at Urbana-Champaign, Dept. of Computer Science

        Design Issues in Parallel Array Languages for Shared Memory ! James Brodman1 , Basilio B. Fraguela2 , Mar´ıa J. Garzar´an1 , and David Padua1 1 University of Illinois at Urbana-Champaign, Dept. of Computer Science

        Add to Reading List

        Source URL: polaris.cs.uiuc.edu

        Language: English - Date: 2008-06-04 16:32:10
        8FCCM 2011 Call for Papers The 19th Annual International IEEE Symposium on Field-Programmable Custom Computing Machines Salt Lake City, UT May 1-3, 2011

        FCCM 2011 Call for Papers The 19th Annual International IEEE Symposium on Field-Programmable Custom Computing Machines Salt Lake City, UT May 1-3, 2011

        Add to Reading List

        Source URL: fccm.org

        Language: English - Date: 2010-11-15 12:20:45
        9Hierarchically Tiled Arrays for Parallelism and Locality  ∗ Jia Guo, Ganesh Bikshandi, Daniel Hoeflinger, ´ Garzar´an, David Padua, and Christoph von Praun†

        Hierarchically Tiled Arrays for Parallelism and Locality ∗ Jia Guo, Ganesh Bikshandi, Daniel Hoeflinger, ´ Garzar´an, David Padua, and Christoph von Praun†

        Add to Reading List

        Source URL: polaris.cs.uiuc.edu

        Language: English - Date: 2006-01-19 23:12:36
        10Transactor-based debugging of massively parallel processor array architectures Markus Blocherer, Srinivas Boppu, Vahid Lari, Frank Hannig, Jürgen Teich Hardware/Software Co-Design University of Erlangen-Nuremberg

        Transactor-based debugging of massively parallel processor array architectures Markus Blocherer, Srinivas Boppu, Vahid Lari, Frank Hannig, Jürgen Teich Hardware/Software Co-Design University of Erlangen-Nuremberg

        Add to Reading List

        Source URL: www.mad-workshop.de

        Language: English - Date: 2016-03-22 12:43:37