1![Proceedings on Privacy Enhancing Technologies 2015; ):188–205 Peeter Laud* Parallel Oblivious Array Access for Secure Multiparty Computation and Privacy-Preserving Minimum Spanning Proceedings on Privacy Enhancing Technologies 2015; ):188–205 Peeter Laud* Parallel Oblivious Array Access for Secure Multiparty Computation and Privacy-Preserving Minimum Spanning](https://www.pdfsearch.io/img/8bd0db364b76688e54d45fdbe584a0d6.jpg) | Add to Reading ListSource URL: www.petsymposium.orgLanguage: English - Date: 2015-06-23 15:05:18
|
---|
2![Guiding Parallel Array Fusion with Indexed Types Ben Lippmeier† Manuel M. T. Chakravarty† Gabriele Keller† Guiding Parallel Array Fusion with Indexed Types Ben Lippmeier† Manuel M. T. Chakravarty† Gabriele Keller†](https://www.pdfsearch.io/img/235531e7640b011912288ca503a9951f.jpg) | Add to Reading ListSource URL: benl.ouroborus.net- Date: 2013-04-29 00:13:25
|
---|
3![Supplementary Figure 1 Schematic of the control system for the serial microfluidic mass sensor array. (A) Schematic of optical and electronic path of parallel feedback loops for each mass sensor. (B) Photograph of the op Supplementary Figure 1 Schematic of the control system for the serial microfluidic mass sensor array. (A) Schematic of optical and electronic path of parallel feedback loops for each mass sensor. (B) Photograph of the op](https://www.pdfsearch.io/img/a62f8ee887c0bb6ef9a7fed521291ce5.jpg) | Add to Reading ListSource URL: manalis-lab.mit.edu- Date: 2017-03-14 20:44:20
|
---|
4![® Kalray MPPA Massively Parallel Processor Array Revisiting DSP Acceleration with the Kalray MPPA Manycore Processor Benoît Dupont de Dinechin, CTO ® Kalray MPPA Massively Parallel Processor Array Revisiting DSP Acceleration with the Kalray MPPA Manycore Processor Benoît Dupont de Dinechin, CTO](https://www.pdfsearch.io/img/7de48397b1f92ad655421706f631b586.jpg) | Add to Reading ListSource URL: www.hotchips.orgLanguage: English - Date: 2015-08-21 02:18:26
|
---|
5![Building a Successful Scalable Parallel Numerical Library: Lessons From the PETSc Library William D. Gropp www.cs.uiuc.edu/homes/wgropp Building a Successful Scalable Parallel Numerical Library: Lessons From the PETSc Library William D. Gropp www.cs.uiuc.edu/homes/wgropp](https://www.pdfsearch.io/img/629eb52bc5be14f997b2794b321646fd.jpg) | Add to Reading ListSource URL: wgropp.cs.illinois.eduLanguage: English - Date: 2016-08-16 11:52:11
|
---|
6![Introduction to MATLAB Alisdair Tullo Introduction to MATLAB Alisdair Tullo](https://www.pdfsearch.io/img/a4ef0ad6d37cc2823fd8aedcc24b7338.jpg) | Add to Reading ListSource URL: www.inf.ed.ac.ukLanguage: English - Date: 2015-01-09 09:18:33
|
---|
7![Design Issues in Parallel Array Languages for Shared Memory ! James Brodman1 , Basilio B. Fraguela2 , Mar´ıa J. Garzar´an1 , and David Padua1 1 University of Illinois at Urbana-Champaign, Dept. of Computer Science Design Issues in Parallel Array Languages for Shared Memory ! James Brodman1 , Basilio B. Fraguela2 , Mar´ıa J. Garzar´an1 , and David Padua1 1 University of Illinois at Urbana-Champaign, Dept. of Computer Science](https://www.pdfsearch.io/img/d6e4bd18d50e2078dc7a3e1e2b991967.jpg) | Add to Reading ListSource URL: polaris.cs.uiuc.eduLanguage: English - Date: 2008-06-04 16:32:10
|
---|
8![FCCM 2011 Call for Papers The 19th Annual International IEEE Symposium on Field-Programmable Custom Computing Machines Salt Lake City, UT May 1-3, 2011 FCCM 2011 Call for Papers The 19th Annual International IEEE Symposium on Field-Programmable Custom Computing Machines Salt Lake City, UT May 1-3, 2011](https://www.pdfsearch.io/img/1e4d8fd713ec0c4e7ff3e60303ddaab8.jpg) | Add to Reading ListSource URL: fccm.orgLanguage: English - Date: 2010-11-15 12:20:45
|
---|
9![Hierarchically Tiled Arrays for Parallelism and Locality ∗ Jia Guo, Ganesh Bikshandi, Daniel Hoeflinger, ´ Garzar´an, David Padua, and Christoph von Praun† Hierarchically Tiled Arrays for Parallelism and Locality ∗ Jia Guo, Ganesh Bikshandi, Daniel Hoeflinger, ´ Garzar´an, David Padua, and Christoph von Praun†](https://www.pdfsearch.io/img/1a6af85b90bd23376ca46c17d0d30f2e.jpg) | Add to Reading ListSource URL: polaris.cs.uiuc.eduLanguage: English - Date: 2006-01-19 23:12:36
|
---|
10![Transactor-based debugging of massively parallel processor array architectures Markus Blocherer, Srinivas Boppu, Vahid Lari, Frank Hannig, Jürgen Teich Hardware/Software Co-Design University of Erlangen-Nuremberg Transactor-based debugging of massively parallel processor array architectures Markus Blocherer, Srinivas Boppu, Vahid Lari, Frank Hannig, Jürgen Teich Hardware/Software Co-Design University of Erlangen-Nuremberg](https://www.pdfsearch.io/img/2be2fbf929eac22d3b01d932b0c9a0e4.jpg) | Add to Reading ListSource URL: www.mad-workshop.deLanguage: English - Date: 2016-03-22 12:43:37
|
---|