Back to Results
First PageMeta Content
Direct memory access / Advanced Microcontroller Bus Architecture / Nios II / Conventional PCI / Field-programmable gate array / Parallel computing / PCI Express / Altera / Computer hardware / Computer buses / Computing


Optimizing Qsys System Performance
Add to Reading List

Open Document

File Size: 661,07 KB

Share Result on Facebook

City

San Jose / /

Company

PCI Express Interface Concurrent Access Possible Altera Corporation / PIO UART Shared Resources / Optimizing Qsys System Performance Send Feedback Altera Corporation / Altera Corporation / Memory-Mapped Systems / /

IndustryTerm

channel processor / channel processing systems / system integration tool / latency-sensitive applications / semiconductor products / purpose processors / changes to any products / interconnect uses parallel hardware / /

NaturalFeature

Data Channel / Channel System Input Data Stream Channel / System Output Data Stream Input Data Stream Channel / /

Organization

U.S. Patent and Trademark Office / /

Person

Avalon Streaming / External Memory / /

Position

Arbiter Arbiter / General / Arbiter Arbiter Arbiter / controller / Arbiter / /

Product

Avalon / Qsys System / /

ProvinceOrState

California / /

Technology

semiconductor / purpose processors / RAM / channel processor / Shared Memory / /

URL

www.altera.com/common/legal.html / www.altera.com / /

SocialTag