<--- Back to Details
First PageDocument Content
Engineering / Computing / Technology / Parallel computing / Computer memory / Electronic design / Electronic engineering / Integrated circuit design / Embedded system / Multi-core processor / Error detection and correction / Software
Date: 2012-09-17 19:39:16
Engineering
Computing
Technology
Parallel computing
Computer memory
Electronic design
Electronic engineering
Integrated circuit design
Embedded system
Multi-core processor
Error detection and correction
Software

1 Underdesigned and Opportunistic Computing in Presence of Hardware Variability Puneet Gupta1 , Member, IEEE, Yuvraj Agarwal2 , Member, IEEE, Lara Dolecek1 , Member, IEEE, Nikil Dutt6 , Fellow, IEEE, Rajesh K. Gupta2 ,

Add to Reading List

Source URL: mesl.ucsd.edu

Download Document from Source Website

File Size: 1.011,55 KB

Share Document on Facebook

Similar Documents

How to Calculate P(O) Calculating P(O) Forward Algorithm Backward Algorithm

How to Calculate P(O) Calculating P(O) Forward Algorithm Backward Algorithm

DocID: 1rsaS - View Document

Daniels_meeting_cover.eps

Daniels_meeting_cover.eps

DocID: 1rphC - View Document

1  Underdesigned and Opportunistic Computing in Presence of Hardware Variability Puneet Gupta1 , Member, IEEE, Yuvraj Agarwal2 , Member, IEEE, Lara Dolecek1 , Member, IEEE, Nikil Dutt6 , Fellow, IEEE, Rajesh K. Gupta2 ,

1 Underdesigned and Opportunistic Computing in Presence of Hardware Variability Puneet Gupta1 , Member, IEEE, Yuvraj Agarwal2 , Member, IEEE, Lara Dolecek1 , Member, IEEE, Nikil Dutt6 , Fellow, IEEE, Rajesh K. Gupta2 ,

DocID: 1roDZ - View Document

PROBABILISTIC ALGORITHM FOR LIST VITERBI DECODING by Janani Kalyanam

PROBABILISTIC ALGORITHM FOR LIST VITERBI DECODING by Janani Kalyanam

DocID: 1rlYO - View Document