Chapter 1 Methodology and Example-Driven Interconnect Synthesis for Designing Heterogeneous Coarse-Grain Reconfigurable Architectures Johann Glaser, Clifford Wolf∗ - Programmable Array Logic - Document - PDFSEARCH.IO - Document Search Engine

Back to Results

First Page	Meta Content
	Chapter 1 Methodology and Example-Driven Interconnect Synthesis for Designing Heterogeneous Coarse-Grain Reconfigurable Architectures Johann Glaser, Clifford Wolf∗ Add to Reading List Document Date: 2013-12-08 09:21:06 Open Document File Size: 223,13 KB Share Result on Facebook Company Reconfigurable Hardware / RTL / Verification Verification / / Country Austria / / Facility Vienna University of Technology / / IndustryTerm coarse-grain synthesis tool / energy haversting / logic networks / data processing / optimization algorithm / computer vision systems / frequent subgraph mining / above mentioned applications / example applications / synthesis tool / actual applications / multi-function communication systems / Typical wireless sensor network / equivalence checking tools / unknown applications / concrete applications / / Organization ASIC / U.S. Securities and Exchange Commission / Institute for Computer Technology / Vienna University of Technology / / Person Clifford Wolf / Johann Glaser / / Position designer / controller / / ProgrammingLanguage Verilog / / RadioStation Wolf 1.3 / / Technology FPGA / ASIC / Verilog / simulation / VHDL / optimization algorithm / Integrated Circuit / be verified using simulation / / SocialTag Field-programmable gate array Reconfigurable computing Application-specific integrated circuit Programmable logic device Hardware description language Integrated circuit design Electronic engineering Electronics Integrated circuits