Back to Results
First PageMeta Content
Digital electronics / Computer hardware / Digital circuits / Flip-flop / Shift register / Programmable logic device / Field-programmable gate array / Logic gate / Counter / Electronic engineering / Computer memory / Electronics


Self-Reconfigurable Parallel Processor Made From Regularly-Connected Self-Dual Code/Data Processing Cells US Patent #5,886,537 Nicholas J. Macias, Lawrence B. Henry III and Murali Dandu Raju Abstract: A parallel processi
Add to Reading List

Document Date: 1999-11-23 00:24:12

Open Document

File Size: 1,40 MB

Share Result on Facebook

Company

True value / /

IndustryTerm

deep-space satellite / pass-devices / parallel processing system / larger processing grid / externally-configured systems / configurable devices / self-reconfigurable systems / cell-based parallel processing systems / fieldupgradeable systems / self-reconfigurable parallel processing system / programmable logic devices / code processing mode / data processing mode / data processing / parallel systems / easy manufacturing / code processing / programmable processing elements / larger systems / /

Movie

True / /

Person

Lawrence B. Henry III / /

Position

external controller / controller / /

ProgrammingLanguage

C / /

Technology

FPGA / parallel processing system / RAM / certain algorithm / parallel processing / /

SocialTag