Datasheet Synphony C Compiler High-Level Synthesis from C C to RTL Overview - Programmable Array Logic - Document - PDFSEARCH.IO

First Page	Meta Content
	Datasheet Synphony C Compiler High-Level Synthesis from C/C++ to RTL Overview Add to Reading List Open Document File Size: 312,98 KB Share Result on Facebook Company RTL / Synopsys Inc. / / Country United States / / IndustryTerm shut-off entire processing blocks / algorithm hardware / system-on-chip / downstream tools / verification tools / synthesis tools / image processing / / Organization ASIC / / / Position designer / local sales representative / / ProgrammingLanguage C / C++ / / Technology FPGA / ASIC / simulation / image processing / system-on-chip / / URL www.synopsys.com / http / SocialTag High-level synthesis Logic synthesis SystemVerilog Synopsys Verilog Clock gating Field-programmable gate array Catapult C Compiler Electronic engineering

Datasheet Synphony C Compiler High-Level Synthesis from C/C++ to RTL OverviewAdd to Reading List