Back to Results
First PageMeta Content
Electronic design / Signal integrity / Design closure / Static timing analysis / Standard cell / Delay calculation / Integrated circuit design / Signoff / Electronic engineering / Electronic design automation / Electronics


Document Date: 2004-01-07 14:00:56

Open Document

File Size: 60,48 KB

Share Result on Facebook

Company

Cadence Design Systems Inc. / /

/

IndustryTerm

place-and-route systems / nanometer technology / /

OperatingSystem

Unix / Linux / /

Position

driver / /

Product

CeltIC / Encounter / PacifIC / /

ProgrammingLanguage

RC / Tcl / HTML / Verilog / /

Technology

nanometer technologies / Verilog / simulation / HTML / Linux / Unix / API / nanometer technology / also be customized using a Tcl API / /

URL

www.cadence.com / /

SocialTag