First Page | Meta Content | |
---|---|---|
![]() | Document Date: 2001-12-06 18:32:34Open Document File Size: 412,67 KBShare Result on FacebookCitySanta Clara / Garner / New York / Las Vegas / Wiley / /CompanyGilroy J. Vandentop Intel Corporation / Chickamenahalli S. A. / ANSYS / Sigrity Inc. / IEEE Press / BBUL / Intel / inductance Lp / Cd (6) 1 Lp C / / /IndustryTermthermal solutions / on-die core devices / realistic device / final products / technology requirements / circuit board applications / microelectromechanical systems / logic chips / thermal energy / circuit technology advances / nm generation silicon technology / package processing / package technology / semiconductor device / materials on-chip / flip-chip / thermal systems / build-up technology / silicon process technology / test chip / logic technology / thermal and socketing solution / µm generation process technology / /NaturalFeatureKohala Coast / /PersonCornelius / Kodali / V / Richard D. Emery / Henning Braunisch / Chuan Hu / Steven N. Towle / /PositionVRM model / ” Proc / V. P. / /ProvinceOrStateNew York / South Dakota / Arizona / /RegionPacific Rim / /Technologysemiconductor / silicon process technology / 0.13 µm generation process technology / 65 nm generation silicon technology / logic technology / build-up technology / integrated circuit technology / Test chip / laser / microelectromechanical systems / MEMS / proposed CSP technologies / flip-chip Controlled Collapsed Chip / package technology / dielectric / logic chips / radio frequency / simulation / materials on-chip / /SocialTag |