Institut für Technische Informatik und Kommunikationsnetze Computer Engineering and Networks Laboratory Prof. L. Thiele

First Page		Document Content
Date: 2015-11-10 10:25:22 Computing Parallel computing Manycore processors Computer hardware Reconfigurable computing Computer architecture Microprocessors Multi-core processor Massively parallel processor array Adapteva TILE64 Tilera		Institut für Technische Informatik und Kommunikationsnetze Computer Engineering and Networks Laboratory Prof. L. Thiele Add to Reading List Source URL: www.tik.ee.ethz.ch Download Document from Source Website File Size: 279,78 KB Share Document on Facebook

	Programming for Future 3D Architectures with Manycore Introduction The shift from Systems-on-Chip (SoC) to manycore architectures brings new hardware and software challenges ranging from seamless integration of processo DocID: 1roQk - View Document
	® Kalray MPPA Massively Parallel Processor Array Revisiting DSP Acceleration with the Kalray MPPA Manycore Processor Benoît Dupont de Dinechin, CTO DocID: 1rkhA - View Document
	ACRC Case Study: Accelerating Drug Discovery James Price, Amaurys Avila Ibarra, Richard Sessions & Simon McIntosh-Smith Aims BUDE (Bristol University Docking Engine) helps DocID: 1qpS6 - View Document
	Session 1: Applications and Algorithms Using Hardware Accelerators • Towards Seismic Wave Modeling on Heterogeneous Many-core Architectures using Task-based Runtime System. Victor Martinez, David Michea, Fabrice Dupros DocID: 1qkzG - View Document
	Access We currently have a server with two Xeon Phi cards. The machine is called einstein.inf.ethz.ch. Get in contact with Timo Schneider if you want to have access to it. Usage To run a program on the MIC in native mode DocID: 1qg5P - View Document