<--- Back to Details
| First Page | Document Content | |
|---|---|---|
 Date: 2016-06-05 23:40:05Hardware description languages Turing machine Formal methods Theoretical computer science Verilog VHDL Turing completeness NP Formal verification High-level synthesis Verilog-AMS |
Add to Reading List |
Safety to the Weak! Security Through Feebleness: An Unorthodox Manifesto Rick McGeer, US Ignite Outline
