Applying Logic Synthesis for Speeding Up SAT Niklas Een, Alan Mishchenko, Niklas S¨ orensson Cadence Berkeley Labs, Berkeley, USA. EECS Department, University of California, Berkeley, USA. Chalmers University of Technol - Berkeley Design Automation - Document - PDFSEARCH.IO

First Page	Meta Content
	Applying Logic Synthesis for Speeding Up SAT Niklas Een, Alan Mishchenko, Niklas S¨ orensson Cadence Berkeley Labs, Berkeley, USA. EECS Department, University of California, Berkeley, USA. Chalmers University of Technol Add to Reading List Document Date: 2007-03-20 02:33:25 Open Document File Size: 192,12 KB Share Result on Facebook Company IBM / CNF / ABC / Cadence Berkeley Labs / / Country United States / Sweden / / Facility Chalmers University of Technology / University of California / / IndustryTerm structural technology / real-world applications / logic network / implementation technology / technology mapping / irredundant sum-of-products / combinational boolean network / technology mapping procedures / solver technology / boolean network / area-oriented technology mapping / above minimization algorithm / verification tool / derived using technology mapping / / Organization University of California / Berkeley / Chalmers University of Technology / EECS Department / / Position form representative of an implementation technology / straight-forward / albeit tedious / / Product LUTs / using LUTs / / ProvinceOrState California / / Technology area-oriented technology / FPGA / SAT solver technology / above minimization algorithm / implementation technology / improved algorithm / / SocialTag Theoretical computer science Conjunctive normal form And-inverter graph Science Mathematics Circuit Canonical form Boolean network Logic Electronic design automation

Applying Logic Synthesis for Speeding Up SAT Niklas Een, Alan Mishchenko, Niklas S¨ orensson Cadence Berkeley Labs, Berkeley, USA. EECS Department, University of California, Berkeley, USA. Chalmers University of TechnolAdd to Reading List