<--- Back to Details
| First Page | Document Content | |
|---|---|---|
 Date: 2005-01-23 01:15:31Integrated circuits Field-programmable gate array Computer memory Digital electronics Clock gating Flip-flop Register-transfer level Clock distribution network Application-specific integrated circuit Electronic engineering Electronics Clock signal |
 | Power Reduction Through RTL Clock Gating By Frank Emnett and Mark Biegel Automotive Integrated Electronics CorporationDocID: 1sYa9 - View Document |
 | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 22, NO. 4, APRILDesign Flow for Flip-Flop Grouping in Data-Driven Clock GatingDocID: 1loEA - View Document |
 | Temperature-Aware GPU Design Jeremy W. Sheaffer, Kevin Skadron, and David P. Luebke University of Virginia Dept. of Computer Science {jws9c, skadron, luebke}@cs.virginia.edu The Need for Temperature-Aware DesignDocID: 1geTg - View Document |
 | A10 SO nly Allwinner Technology CO., Ltd.DocID: 1aPJz - View Document |
 | Datasheet Power Compiler Power Optimization in Design Compiler OverviewDocID: 15bD2 - View Document |