Back to Results
First PageMeta Content
Oscillators / Jitter / Phase-locked loop / Phase noise / Delay-locked loop / Clock recovery / Injection locking / Phase detector / Frequency synthesizer / Electronic engineering / Electronics / Electromagnetism


614 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 4, APRIL 2003 Jitter Transfer Characteristics of Delay-Locked Loops—Theories and Design Techniques
Add to Reading List

Document Date: 2005-12-01 13:38:05


Open Document

File Size: 583,19 KB

Share Result on Facebook

City

Tucson / Dallas / Buffalo / Penang / Bristol / Milpitas / Pasadena / Palo Alto / Fishkill / Chapel Hill / Walla Walla / Folsom / Chandler / /

Company

Velio Communications Inc. / Cambridge University Press / Avici Systems / Motorola / Bell Telephone Laboratories / Hewlett-Packard Laboratories / IBM / SUN Microsystems Laboratories / LSI Logic / Texas Instruments Incorporated / Hertz / Intel Corporation / Cray Research / /

Country

United Kingdom / Iran / Malaysia / United States / /

Currency

USD / /

/

Facility

Stanford University / Whitman College / University of North Carolina / University of Arizona / California Institute of Technology / Virginia Polytechnic Institute / University of California / Carnegie Mellon University / Arizona State University / State University of New York / Sharif University of Technology / Chapel Hill / Massachusetts Institute of Technology / /

IndustryTerm

cellular communications / clock distribution network / communication chip manufacturer / mainframe computer / gigabit signaling systems / imaging / speed signaling technology / microprocessor / experimental parallel computer systems / microcontroller groups / wireless applications / high-speed communications / stream processing / prototype chip / Internet routers / integrated data-communication chips / clock distribution networks / experimental high-performance graphics systems / synchronization technology / /

NaturalFeature

Fiber channel / /

Organization

Cambridge University / Sewanee / Massachusetts Institute of Technology / Polytechnic Institute / ASIC / US Federal Reserve / Carnegie Mellon University / Pittsburgh / Sigma Xi and Tau Beta Pi / Sharif University of Technology / Tehran / Department of Electrical Engineering / California Institute of Technology / University of North Carolina / Cambridge Univ. / University of California / Berkeley / Univ. of California / State University of New York / Whitman College / University of the South / Arizona State University / Department of Computer Science / Stanford University / University of Arizona / /

Person

Ramesh Senthinathan / William J. Dally / J. Edward Lee / Tiaq Ng / Ramin Farjad-Rad / R. Rathi / V / John Poulton / /

Position

Professor of electrical engineering and computer science / mixed-signal circuit Design Engineer / author / Distinguished Engineer / Director of Engineering / Principal Engineer / Design Manager for the microprocessor group / Staff Design Engineer / Professor of electrical engineering / Chief Engineer / Researcher / Research Professor / Design Engineer / Staff Design Engineer / mainframe computer group / member / co-founder / /

Product

Imagine processor / Imagine / /

ProvinceOrState

New York / Washington / California / Arizona / Texas / Pennsylvania / North Carolina / Massachusetts / /

SportsLeague

Stanford University / /

Technology

Internet routers / integrated circuits / same chip / prototype chip / flow control / phase modulation / high-speed signaling technology / DSL / synchronization technology / ASIC / 0.18- m CMOS technology / integrated data-communication chips / Imagine processor / gigabit / Simulation / Digital Object Identifier / DSP / Gigabit Ethernet / /

SocialTag