First Page | Document Content | |
---|---|---|
Date: 2009-12-16 19:04:56Digital electronics Electronic design And-inverter graph Field-programmable gate array Logic synthesis Static timing analysis Placement Logic optimization Propagation delay Electronic engineering Electronic design automation Formal methods | Microsoft Word - fpga061s-mishchenko1.docAdd to Reading ListSource URL: www.bvsrc.orgDownload Document from Source WebsiteFile Size: 218,08 KBShare Document on Facebook |