Retiming

Results: 32



#Item
11Integrating Logic Synthesis, Technology Mapping, and Retiming Alan Mishchenko Satrajit Chatterjee  Robert Brayton

Integrating Logic Synthesis, Technology Mapping, and Retiming Alan Mishchenko Satrajit Chatterjee Robert Brayton

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2006-05-01 16:05:11
12Microsoft Word - haig09.doc

Microsoft Word - haig09.doc

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2008-03-23 19:52:58
13Microsoft Word - haig14.doc

Microsoft Word - haig14.doc

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2008-05-20 20:12:25
14Fast Minimum-Register Retiming via Binary Maximum-Flow Alan Mishchenko Aaron Hurst  Robert Brayton

Fast Minimum-Register Retiming via Binary Maximum-Flow Alan Mishchenko Aaron Hurst Robert Brayton

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2006-11-20 10:30:53
15Microsoft Word - SeqVerification08.doc

Microsoft Word - SeqVerification08.doc

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2007-02-17 18:15:49
16Microsoft Word - EndtoEndRetiming6.doc

Microsoft Word - EndtoEndRetiming6.doc

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2007-05-01 11:48:41
17Global Delay Optimization using Structural Choices Abstract This paper presents a fast global method for delay optimization after technology mapping. Timing analysis is used to identify timing-critical areas in the mappe

Global Delay Optimization using Structural Choices Abstract This paper presents a fast global method for delay optimization after technology mapping. Timing analysis is used to identify timing-critical areas in the mappe

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2008-09-11 21:52:58
18Microsoft Word - minreg-fmcad-final3.doc

Microsoft Word - minreg-fmcad-final3.doc

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2007-07-30 11:41:26
19Scalably-Verifiable Sequential Synthesis Robert Brayton Alan Mishchenko  Department of EECS, University of California, Berkeley

Scalably-Verifiable Sequential Synthesis Robert Brayton Alan Mishchenko Department of EECS, University of California, Berkeley

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2007-10-02 14:31:33
20Merging Nodes Under Sequential Observability Michael L. Case1,2 1 Victor N. Kravets3

Merging Nodes Under Sequential Observability Michael L. Case1,2 1 Victor N. Kravets3

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2008-04-02 23:52:50