Back to Results
First PageMeta Content
Oscillators / Delay-locked loop / Computer memory / Sigmaquad / Electronic engineering / Electronics / Electronic design


AN1012 SigmaQuad Type I vs. Type II Timing Comparison Introduction SigmaQuad-II SRAMs implement a DLL (Delay Locked Loop). The DLL provides a larger data valid window by synchronizing the output data to the input clocks
Add to Reading List

Document Date: 2013-12-10 07:45:29


Open Document

File Size: 202,96 KB

Share Result on Facebook

Company

GSI Technology / /

Facility

DC stable / /

Technology

SRAM / /

URL

http /

SocialTag