<--- Back to Details
First PageDocument Content
Digital media / ECC memory / Dynamic random-access memory / Chipkill / RAM parity / Error detection and correction / Memory scrubbing / Random-access memory / Data corruption / Computer memory / Computer hardware / Computing
Date: 2010-05-08 22:21:05
Digital media
ECC memory
Dynamic random-access memory
Chipkill
RAM parity
Error detection and correction
Memory scrubbing
Random-access memory
Data corruption
Computer memory
Computer hardware
Computing

Add to Reading List

Source URL: www.cs.rochester.edu

Download Document from Source Website

File Size: 184,83 KB

Share Document on Facebook

Similar Documents

Disaster Recovery Codes: Increasing Reliability with Large-Stripe Erasure Correcting Codes Kevin M. Greenan Ethan L. Miller

Disaster Recovery Codes: Increasing Reliability with Large-Stripe Erasure Correcting Codes Kevin M. Greenan Ethan L. Miller

DocID: 15pED - View Document

A Memory Aid for Reduced Cognitive Load in Manually Entered Online Bank Transactions Frode Eika Sandnes Faculty of Technology, Art and Design Oslo and Akershus University College of Applied Sciences

A Memory Aid for Reduced Cognitive Load in Manually Entered Online Bank Transactions Frode Eika Sandnes Faculty of Technology, Art and Design Oslo and Akershus University College of Applied Sciences

DocID: 11Yt0 - View Document

LOT-ECC: LOcalized and Tiered Reliability Mechanisms for Commodity Memory Systems ∗ Aniruddha N. Udipi† †  Naveen Muralimanohar‡

LOT-ECC: LOcalized and Tiered Reliability Mechanisms for Commodity Memory Systems ∗ Aniruddha N. Udipi† † Naveen Muralimanohar‡

DocID: 11V2b - View Document

I’M ECC DRAM with integrated error correcting code A Revolutionary Product Family of Error-Correcting Memory for High Availability Applications

I’M ECC DRAM with integrated error correcting code A Revolutionary Product Family of Error-Correcting Memory for High Availability Applications

DocID: 116bo - View Document