Retiming

Results: 32



#Item
21Integrating Logic Synthesis, Technology Mapping, and Retiming Alan Mishchenko Satrajit Chatterjee  Jie-Hong Jiang

Integrating Logic Synthesis, Technology Mapping, and Retiming Alan Mishchenko Satrajit Chatterjee Jie-Hong Jiang

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2005-05-01 15:17:53
22Scalable and Scalably-Verifiable Sequential Synthesis Alan Mishchenko Michael Case  Robert Brayton

Scalable and Scalably-Verifiable Sequential Synthesis Alan Mishchenko Michael Case Robert Brayton

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2008-07-28 20:26:28
23Combinational and Sequential Mapping with Priority Cuts Alan Mishchenko Sungmin Cho  Satrajit Chatterjee

Combinational and Sequential Mapping with Priority Cuts Alan Mishchenko Sungmin Cho Satrajit Chatterjee

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2007-08-14 15:34:24
24Magic: An Industrial-Strength Logic Optimization, Technology Mapping, and Formal Verification System Alan Mishchenko Niklas Een Robert Brayton Stephen Jang Maciej Ciesielski

Magic: An Industrial-Strength Logic Optimization, Technology Mapping, and Formal Verification System Alan Mishchenko Niklas Een Robert Brayton Stephen Jang Maciej Ciesielski

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2010-03-19 22:25:46
25Invariant-Strengthened Elimination of Dependent State Elements Michael L. Case1,2 Alan Mishchenko1 1

Invariant-Strengthened Elimination of Dependent State Elements Michael L. Case1,2 Alan Mishchenko1 1

Add to Reading List

Source URL: www.bvsrc.org

Language: English - Date: 2008-05-19 21:42:19
26New Traffic Safety Grants Available! PROGRAM ELIGIBLE PROJECTS Study and Removal of Unwarranted Traffic Signals Traffic Signal Retiming Development of Detour, Special

New Traffic Safety Grants Available! PROGRAM ELIGIBLE PROJECTS Study and Removal of Unwarranted Traffic Signals Traffic Signal Retiming Development of Detour, Special

Add to Reading List

Source URL: www.rve.com

Language: English - Date: 2015-01-12 10:03:26
27ADAPTIVE SIGNAL CONTROL TECHNOLOGY OVERVIEW Eddie Curtis, P.E. FHWA Resource Center  Agenda

ADAPTIVE SIGNAL CONTROL TECHNOLOGY OVERVIEW Eddie Curtis, P.E. FHWA Resource Center Agenda

Add to Reading List

Source URL: www.fhwa.dot.gov

Language: English - Date: 2013-08-14 10:14:30
281  Slack Matching Quasi Delay-Insensitive Circuits Piyush Prakash, Alain J. Martin Department of Computer Science California Institute of Technology

1 Slack Matching Quasi Delay-Insensitive Circuits Piyush Prakash, Alain J. Martin Department of Computer Science California Institute of Technology

Add to Reading List

Source URL: www.async.caltech.edu

Language: English - Date: 2006-12-08 14:20:38
29Datasheet  DC Ultra Concurrent Timing, Area, Power and Test Optimization  Overview

Datasheet DC Ultra Concurrent Timing, Area, Power and Test Optimization Overview

Add to Reading List

Source URL: www.synopsys.com

Language: English - Date: 2015-03-19 18:15:41
30Post-placement C-slow Retiming for the Xilinx Virtex FPGA

Post-placement C-slow Retiming for the Xilinx Virtex FPGA

Add to Reading List

Source URL: www.cs.york.ac.uk

Language: English - Date: 2005-10-26 10:32:47